Thanks for using Compiler Explorer
Sponsors
Jakt
C++
Ada
Analysis
Android Java
Android Kotlin
Assembly
C
C3
Carbon
C++ (Circle)
CIRCT
Clean
CMake
CMakeScript
COBOL
C++ for OpenCL
MLIR
Cppx
Cppx-Blue
Cppx-Gold
Cpp2-cppfront
Crystal
C#
CUDA C++
D
Dart
Elixir
Erlang
Fortran
F#
Go
Haskell
HLSL
Hook
Hylo
ispc
Java
Julia
Kotlin
LLVM IR
LLVM MIR
Modula-2
Nim
Objective-C
Objective-C++
OCaml
OpenCL C
Pascal
Pony
Python
Racket
Ruby
Rust
Snowball
Scala
Solidity
Spice
Swift
LLVM TableGen
Toit
TypeScript Native
V
Vala
Visual Basic
Zig
Javascript
GIMPLE
c++ source #1
Output
Compile to binary object
Link to binary
Execute the code
Intel asm syntax
Demangle identifiers
Verbose demangling
Filters
Unused labels
Library functions
Directives
Comments
Horizontal whitespace
Debug intrinsics
Compiler
6502-c++ 11.1.0
ARM GCC 10.2.0
ARM GCC 10.3.0
ARM GCC 10.4.0
ARM GCC 10.5.0
ARM GCC 11.1.0
ARM GCC 11.2.0
ARM GCC 11.3.0
ARM GCC 11.4.0
ARM GCC 12.1.0
ARM GCC 12.2.0
ARM GCC 12.3.0
ARM GCC 13.1.0
ARM GCC 13.2.0
ARM GCC 13.2.0 (unknown-eabi)
ARM GCC 4.5.4
ARM GCC 4.6.4
ARM GCC 5.4
ARM GCC 6.3.0
ARM GCC 6.4.0
ARM GCC 7.3.0
ARM GCC 7.5.0
ARM GCC 8.2.0
ARM GCC 8.5.0
ARM GCC 9.3.0
ARM GCC 9.4.0
ARM GCC 9.5.0
ARM GCC trunk
ARM gcc 10.2.1 (none)
ARM gcc 10.3.1 (2021.07 none)
ARM gcc 10.3.1 (2021.10 none)
ARM gcc 11.2.1 (none)
ARM gcc 5.4.1 (none)
ARM gcc 7.2.1 (none)
ARM gcc 8.2 (WinCE)
ARM gcc 8.3.1 (none)
ARM gcc 9.2.1 (none)
ARM msvc v19.0 (WINE)
ARM msvc v19.10 (WINE)
ARM msvc v19.14 (WINE)
ARM64 Morello gcc 10.1 Alpha 2
ARM64 gcc 10.2
ARM64 gcc 10.3
ARM64 gcc 10.4
ARM64 gcc 10.5.0
ARM64 gcc 11.1
ARM64 gcc 11.2
ARM64 gcc 11.3
ARM64 gcc 11.4.0
ARM64 gcc 12.1
ARM64 gcc 12.2.0
ARM64 gcc 12.3.0
ARM64 gcc 13.1.0
ARM64 gcc 13.2.0
ARM64 gcc 5.4
ARM64 gcc 6.3
ARM64 gcc 6.4
ARM64 gcc 7.3
ARM64 gcc 7.5
ARM64 gcc 8.2
ARM64 gcc 8.5
ARM64 gcc 9.3
ARM64 gcc 9.4
ARM64 gcc 9.5
ARM64 gcc trunk
ARM64 msvc v19.14 (WINE)
AVR gcc 10.3.0
AVR gcc 11.1.0
AVR gcc 12.1.0
AVR gcc 12.2.0
AVR gcc 12.3.0
AVR gcc 13.1.0
AVR gcc 13.2.0
AVR gcc 4.5.4
AVR gcc 4.6.4
AVR gcc 5.4.0
AVR gcc 9.2.0
AVR gcc 9.3.0
Arduino Mega (1.8.9)
Arduino Uno (1.8.9)
BPF clang (trunk)
BPF clang 13.0.0
BPF clang 14.0.0
BPF clang 15.0.0
BPF clang 16.0.0
BPF clang 17.0.1
BPF clang 18.1.0
BPF gcc 13.1.0
BPF gcc 13.2.0
BPF gcc trunk
EDG (experimental reflection)
EDG 6.5
EDG 6.5 (GNU mode gcc 13)
EDG 6.6
EDG 6.6 (GNU mode gcc 13)
FRC 2019
FRC 2020
FRC 2023
KVX ACB 4.1.0 (GCC 7.5.0)
KVX ACB 4.1.0-cd1 (GCC 7.5.0)
KVX ACB 4.10.0 (GCC 10.3.1)
KVX ACB 4.11.1 (GCC 10.3.1)
KVX ACB 4.12.0 (GCC 11.3.0)
KVX ACB 4.2.0 (GCC 7.5.0)
KVX ACB 4.3.0 (GCC 7.5.0)
KVX ACB 4.4.0 (GCC 7.5.0)
KVX ACB 4.6.0 (GCC 9.4.1)
KVX ACB 4.8.0 (GCC 9.4.1)
KVX ACB 4.9.0 (GCC 9.4.1)
M68K gcc 13.1.0
M68K gcc 13.2.0
M68k clang (trunk)
MRISC32 gcc (trunk)
MSP430 gcc 4.5.3
MSP430 gcc 5.3.0
MSP430 gcc 6.2.1
MinGW clang 14.0.3
MinGW clang 14.0.6
MinGW clang 15.0.7
MinGW clang 16.0.0
MinGW clang 16.0.2
MinGW gcc 11.3.0
MinGW gcc 12.1.0
MinGW gcc 12.2.0
MinGW gcc 13.1.0
RISC-V (32-bits) gcc (trunk)
RISC-V (32-bits) gcc 10.2.0
RISC-V (32-bits) gcc 10.3.0
RISC-V (32-bits) gcc 11.2.0
RISC-V (32-bits) gcc 11.3.0
RISC-V (32-bits) gcc 11.4.0
RISC-V (32-bits) gcc 12.1.0
RISC-V (32-bits) gcc 12.2.0
RISC-V (32-bits) gcc 12.3.0
RISC-V (32-bits) gcc 13.1.0
RISC-V (32-bits) gcc 13.2.0
RISC-V (32-bits) gcc 8.2.0
RISC-V (32-bits) gcc 8.5.0
RISC-V (32-bits) gcc 9.4.0
RISC-V (64-bits) gcc (trunk)
RISC-V (64-bits) gcc 10.2.0
RISC-V (64-bits) gcc 10.3.0
RISC-V (64-bits) gcc 11.2.0
RISC-V (64-bits) gcc 11.3.0
RISC-V (64-bits) gcc 11.4.0
RISC-V (64-bits) gcc 12.1.0
RISC-V (64-bits) gcc 12.2.0
RISC-V (64-bits) gcc 12.3.0
RISC-V (64-bits) gcc 13.1.0
RISC-V (64-bits) gcc 13.2.0
RISC-V (64-bits) gcc 8.2.0
RISC-V (64-bits) gcc 8.5.0
RISC-V (64-bits) gcc 9.4.0
RISC-V rv32gc clang (trunk)
RISC-V rv32gc clang 10.0.0
RISC-V rv32gc clang 10.0.1
RISC-V rv32gc clang 11.0.0
RISC-V rv32gc clang 11.0.1
RISC-V rv32gc clang 12.0.0
RISC-V rv32gc clang 12.0.1
RISC-V rv32gc clang 13.0.0
RISC-V rv32gc clang 13.0.1
RISC-V rv32gc clang 14.0.0
RISC-V rv32gc clang 15.0.0
RISC-V rv32gc clang 16.0.0
RISC-V rv32gc clang 17.0.1
RISC-V rv32gc clang 18.1.0
RISC-V rv32gc clang 9.0.0
RISC-V rv32gc clang 9.0.1
RISC-V rv64gc clang (trunk)
RISC-V rv64gc clang 10.0.0
RISC-V rv64gc clang 10.0.1
RISC-V rv64gc clang 11.0.0
RISC-V rv64gc clang 11.0.1
RISC-V rv64gc clang 12.0.0
RISC-V rv64gc clang 12.0.1
RISC-V rv64gc clang 13.0.0
RISC-V rv64gc clang 13.0.1
RISC-V rv64gc clang 14.0.0
RISC-V rv64gc clang 15.0.0
RISC-V rv64gc clang 16.0.0
RISC-V rv64gc clang 17.0.1
RISC-V rv64gc clang 18.1.0
RISC-V rv64gc clang 9.0.0
RISC-V rv64gc clang 9.0.1
Raspbian Buster
Raspbian Stretch
SPARC LEON gcc 12.2.0
SPARC LEON gcc 12.3.0
SPARC LEON gcc 13.1.0
SPARC LEON gcc 13.2.0
SPARC gcc 12.2.0
SPARC gcc 12.3.0
SPARC gcc 13.1.0
SPARC gcc 13.2.0
SPARC64 gcc 12.2.0
SPARC64 gcc 12.3.0
SPARC64 gcc 13.1.0
SPARC64 gcc 13.2.0
TI C6x gcc 12.2.0
TI C6x gcc 12.3.0
TI C6x gcc 13.1.0
TI C6x gcc 13.2.0
TI CL430 21.6.1
VAX gcc NetBSDELF 10.4.0
VAX gcc NetBSDELF 10.5.0 (Nov 15 03:50:22 2023)
WebAssembly clang (trunk)
Xtensa ESP32 gcc 11.2.0 (2022r1)
Xtensa ESP32 gcc 12.2.0 (20230208)
Xtensa ESP32 gcc 8.2.0 (2019r2)
Xtensa ESP32 gcc 8.2.0 (2020r1)
Xtensa ESP32 gcc 8.2.0 (2020r2)
Xtensa ESP32 gcc 8.4.0 (2020r3)
Xtensa ESP32 gcc 8.4.0 (2021r1)
Xtensa ESP32 gcc 8.4.0 (2021r2)
Xtensa ESP32-S2 gcc 11.2.0 (2022r1)
Xtensa ESP32-S2 gcc 12.2.0 (20230208)
Xtensa ESP32-S2 gcc 8.2.0 (2019r2)
Xtensa ESP32-S2 gcc 8.2.0 (2020r1)
Xtensa ESP32-S2 gcc 8.2.0 (2020r2)
Xtensa ESP32-S2 gcc 8.4.0 (2020r3)
Xtensa ESP32-S2 gcc 8.4.0 (2021r1)
Xtensa ESP32-S2 gcc 8.4.0 (2021r2)
Xtensa ESP32-S3 gcc 11.2.0 (2022r1)
Xtensa ESP32-S3 gcc 12.2.0 (20230208)
Xtensa ESP32-S3 gcc 8.4.0 (2020r3)
Xtensa ESP32-S3 gcc 8.4.0 (2021r1)
Xtensa ESP32-S3 gcc 8.4.0 (2021r2)
arm64 msvc v19.28 VS16.9
arm64 msvc v19.29 VS16.10
arm64 msvc v19.29 VS16.11
arm64 msvc v19.30
arm64 msvc v19.31
arm64 msvc v19.32
arm64 msvc v19.33
arm64 msvc v19.34
arm64 msvc v19.35
arm64 msvc v19.36
arm64 msvc v19.37
arm64 msvc v19.38
arm64 msvc v19.latest
armv7-a clang (trunk)
armv7-a clang 10.0.0
armv7-a clang 10.0.1
armv7-a clang 11.0.0
armv7-a clang 11.0.1
armv7-a clang 9.0.0
armv7-a clang 9.0.1
armv8-a clang (all architectural features, trunk)
armv8-a clang (trunk)
armv8-a clang 10.0.0
armv8-a clang 10.0.1
armv8-a clang 11.0.0
armv8-a clang 11.0.1
armv8-a clang 12.0.0
armv8-a clang 13.0.0
armv8-a clang 14.0.0
armv8-a clang 15.0.0
armv8-a clang 16.0.0
armv8-a clang 17.0.1
armv8-a clang 18.1.0
armv8-a clang 9.0.0
armv8-a clang 9.0.1
ellcc 0.1.33
ellcc 0.1.34
ellcc 2017-07-16
hexagon-clang 16.0.5
llvm-mos atari2600-3e
llvm-mos atari2600-4k
llvm-mos atari2600-common
llvm-mos atari5200-supercart
llvm-mos atari8-cart-megacart
llvm-mos atari8-cart-std
llvm-mos atari8-cart-xegs
llvm-mos atari8-common
llvm-mos atari8-dos
llvm-mos c128
llvm-mos c64
llvm-mos commodore
llvm-mos cpm65
llvm-mos cx16
llvm-mos dodo
llvm-mos eater
llvm-mos mega65
llvm-mos nes
llvm-mos nes-action53
llvm-mos nes-cnrom
llvm-mos nes-gtrom
llvm-mos nes-mmc1
llvm-mos nes-mmc3
llvm-mos nes-nrom
llvm-mos nes-unrom
llvm-mos nes-unrom-512
llvm-mos osi-c1p
llvm-mos pce
llvm-mos pce-cd
llvm-mos pce-common
llvm-mos pet
llvm-mos rp6502
llvm-mos rpc8e
llvm-mos supervision
llvm-mos vic20
loongarch64 gcc 12.2.0
loongarch64 gcc 12.3.0
loongarch64 gcc 13.1.0
loongarch64 gcc 13.2.0
mips clang 13.0.0
mips clang 14.0.0
mips clang 15.0.0
mips clang 16.0.0
mips clang 17.0.1
mips clang 18.1.0
mips gcc 11.2.0
mips gcc 12.1.0
mips gcc 12.2.0
mips gcc 12.3.0
mips gcc 13.1.0
mips gcc 13.2.0
mips gcc 4.9.4
mips gcc 5.4
mips gcc 5.5.0
mips gcc 9.3.0 (codescape)
mips gcc 9.5.0
mips64 (el) gcc 12.1.0
mips64 (el) gcc 12.2.0
mips64 (el) gcc 12.3.0
mips64 (el) gcc 13.1.0
mips64 (el) gcc 13.2.0
mips64 (el) gcc 4.9.4
mips64 (el) gcc 5.4.0
mips64 (el) gcc 5.5.0
mips64 (el) gcc 9.5.0
mips64 clang 13.0.0
mips64 clang 14.0.0
mips64 clang 15.0.0
mips64 clang 16.0.0
mips64 clang 17.0.1
mips64 clang 18.1.0
mips64 gcc 11.2.0
mips64 gcc 12.1.0
mips64 gcc 12.2.0
mips64 gcc 12.3.0
mips64 gcc 13.1.0
mips64 gcc 13.2.0
mips64 gcc 4.9.4
mips64 gcc 5.4.0
mips64 gcc 5.5.0
mips64 gcc 9.5.0
mips64el clang 13.0.0
mips64el clang 14.0.0
mips64el clang 15.0.0
mips64el clang 16.0.0
mips64el clang 17.0.1
mips64el clang 18.1.0
mipsel clang 13.0.0
mipsel clang 14.0.0
mipsel clang 15.0.0
mipsel clang 16.0.0
mipsel clang 17.0.1
mipsel clang 18.1.0
mipsel gcc 12.1.0
mipsel gcc 12.2.0
mipsel gcc 12.3.0
mipsel gcc 13.1.0
mipsel gcc 13.2.0
mipsel gcc 4.9.4
mipsel gcc 5.4.0
mipsel gcc 5.5.0
mipsel gcc 9.5.0
nanoMIPS gcc 6.3.0 (mtk)
power gcc 11.2.0
power gcc 12.1.0
power gcc 12.2.0
power gcc 12.3.0
power gcc 13.1.0
power gcc 13.2.0
power gcc 4.8.5
power64 AT12.0 (gcc8)
power64 AT13.0 (gcc9)
power64 gcc 11.2.0
power64 gcc 12.1.0
power64 gcc 12.2.0
power64 gcc 12.3.0
power64 gcc 13.1.0
power64 gcc 13.2.0
power64 gcc trunk
power64le AT12.0 (gcc8)
power64le AT13.0 (gcc9)
power64le clang (trunk)
power64le gcc 11.2.0
power64le gcc 12.1.0
power64le gcc 12.2.0
power64le gcc 12.3.0
power64le gcc 13.1.0
power64le gcc 13.2.0
power64le gcc 6.3.0
power64le gcc trunk
powerpc64 clang (trunk)
s390x gcc 11.2.0
s390x gcc 12.1.0
s390x gcc 12.2.0
s390x gcc 12.3.0
s390x gcc 13.1.0
s390x gcc 13.2.0
sh gcc 12.2.0
sh gcc 12.3.0
sh gcc 13.1.0
sh gcc 13.2.0
sh gcc 4.9.4
sh gcc 9.5.0
vast (trunk)
x64 msvc v19.0 (WINE)
x64 msvc v19.10 (WINE)
x64 msvc v19.14
x64 msvc v19.14 (WINE)
x64 msvc v19.15
x64 msvc v19.16
x64 msvc v19.20
x64 msvc v19.21
x64 msvc v19.22
x64 msvc v19.23
x64 msvc v19.24
x64 msvc v19.25
x64 msvc v19.26
x64 msvc v19.27
x64 msvc v19.28
x64 msvc v19.28 VS16.9
x64 msvc v19.29 VS16.10
x64 msvc v19.29 VS16.11
x64 msvc v19.30
x64 msvc v19.31
x64 msvc v19.32
x64 msvc v19.33
x64 msvc v19.34
x64 msvc v19.35
x64 msvc v19.36
x64 msvc v19.37
x64 msvc v19.38
x64 msvc v19.latest
x86 djgpp 4.9.4
x86 djgpp 5.5.0
x86 djgpp 6.4.0
x86 djgpp 7.2.0
x86 msvc v19.0 (WINE)
x86 msvc v19.10 (WINE)
x86 msvc v19.14
x86 msvc v19.14 (WINE)
x86 msvc v19.15
x86 msvc v19.16
x86 msvc v19.20
x86 msvc v19.21
x86 msvc v19.22
x86 msvc v19.23
x86 msvc v19.24
x86 msvc v19.25
x86 msvc v19.26
x86 msvc v19.27
x86 msvc v19.28
x86 msvc v19.28 VS16.9
x86 msvc v19.29 VS16.10
x86 msvc v19.29 VS16.11
x86 msvc v19.30
x86 msvc v19.31
x86 msvc v19.32
x86 msvc v19.33
x86 msvc v19.34
x86 msvc v19.35
x86 msvc v19.36
x86 msvc v19.37
x86 msvc v19.38
x86 msvc v19.latest
x86 nvc++ 22.11
x86 nvc++ 22.7
x86 nvc++ 22.9
x86 nvc++ 23.1
x86 nvc++ 23.11
x86 nvc++ 23.3
x86 nvc++ 23.5
x86 nvc++ 23.7
x86 nvc++ 23.9
x86 nvc++ 24.1
x86 nvc++ 24.3
x86-64 Zapcc 190308
x86-64 clang (amd-stg-open)
x86-64 clang (assertions trunk)
x86-64 clang (clangir)
x86-64 clang (experimental -Wlifetime)
x86-64 clang (experimental P1061)
x86-64 clang (experimental P1144)
x86-64 clang (experimental P1221)
x86-64 clang (experimental P2996)
x86-64 clang (experimental metaprogramming - P2632)
x86-64 clang (experimental pattern matching)
x86-64 clang (old concepts branch)
x86-64 clang (reflection)
x86-64 clang (resugar)
x86-64 clang (thephd.dev)
x86-64 clang (trunk)
x86-64 clang (variadic friends - P2893)
x86-64 clang (widberg)
x86-64 clang 10.0.0
x86-64 clang 10.0.0 (assertions)
x86-64 clang 10.0.1
x86-64 clang 11.0.0
x86-64 clang 11.0.0 (assertions)
x86-64 clang 11.0.1
x86-64 clang 12.0.0
x86-64 clang 12.0.0 (assertions)
x86-64 clang 12.0.1
x86-64 clang 13.0.0
x86-64 clang 13.0.0 (assertions)
x86-64 clang 13.0.1
x86-64 clang 14.0.0
x86-64 clang 14.0.0 (assertions)
x86-64 clang 15.0.0
x86-64 clang 15.0.0 (assertions)
x86-64 clang 16.0.0
x86-64 clang 16.0.0 (assertions)
x86-64 clang 17.0.1
x86-64 clang 17.0.1 (assertions)
x86-64 clang 18.1.0
x86-64 clang 18.1.0 (assertions)
x86-64 clang 2.6.0 (assertions)
x86-64 clang 2.7.0 (assertions)
x86-64 clang 2.8.0 (assertions)
x86-64 clang 2.9.0 (assertions)
x86-64 clang 3.0.0
x86-64 clang 3.0.0 (assertions)
x86-64 clang 3.1
x86-64 clang 3.1 (assertions)
x86-64 clang 3.2
x86-64 clang 3.2 (assertions)
x86-64 clang 3.3
x86-64 clang 3.3 (assertions)
x86-64 clang 3.4 (assertions)
x86-64 clang 3.4.1
x86-64 clang 3.5
x86-64 clang 3.5 (assertions)
x86-64 clang 3.5.1
x86-64 clang 3.5.2
x86-64 clang 3.6
x86-64 clang 3.6 (assertions)
x86-64 clang 3.7
x86-64 clang 3.7 (assertions)
x86-64 clang 3.7.1
x86-64 clang 3.8
x86-64 clang 3.8 (assertions)
x86-64 clang 3.8.1
x86-64 clang 3.9.0
x86-64 clang 3.9.0 (assertions)
x86-64 clang 3.9.1
x86-64 clang 4.0.0
x86-64 clang 4.0.0 (assertions)
x86-64 clang 4.0.1
x86-64 clang 5.0.0
x86-64 clang 5.0.0 (assertions)
x86-64 clang 5.0.1
x86-64 clang 5.0.2
x86-64 clang 6.0.0
x86-64 clang 6.0.0 (assertions)
x86-64 clang 6.0.1
x86-64 clang 7.0.0
x86-64 clang 7.0.0 (assertions)
x86-64 clang 7.0.1
x86-64 clang 7.1.0
x86-64 clang 8.0.0
x86-64 clang 8.0.0 (assertions)
x86-64 clang 8.0.1
x86-64 clang 9.0.0
x86-64 clang 9.0.0 (assertions)
x86-64 clang 9.0.1
x86-64 clang rocm-4.5.2
x86-64 clang rocm-5.0.2
x86-64 clang rocm-5.1.3
x86-64 clang rocm-5.2.3
x86-64 clang rocm-5.3.3
x86-64 clang rocm-5.7.0
x86-64 gcc (contract labels)
x86-64 gcc (contracts natural syntax)
x86-64 gcc (contracts)
x86-64 gcc (coroutines)
x86-64 gcc (modules)
x86-64 gcc (trunk)
x86-64 gcc 10.1
x86-64 gcc 10.2
x86-64 gcc 10.3
x86-64 gcc 10.4
x86-64 gcc 10.5
x86-64 gcc 11.1
x86-64 gcc 11.2
x86-64 gcc 11.3
x86-64 gcc 11.4
x86-64 gcc 12.1
x86-64 gcc 12.2
x86-64 gcc 12.3
x86-64 gcc 13.1
x86-64 gcc 13.2
x86-64 gcc 4.1.2
x86-64 gcc 4.4.7
x86-64 gcc 4.5.3
x86-64 gcc 4.6.4
x86-64 gcc 4.7.1
x86-64 gcc 4.7.2
x86-64 gcc 4.7.3
x86-64 gcc 4.7.4
x86-64 gcc 4.8.1
x86-64 gcc 4.8.2
x86-64 gcc 4.8.3
x86-64 gcc 4.8.4
x86-64 gcc 4.8.5
x86-64 gcc 4.9.0
x86-64 gcc 4.9.1
x86-64 gcc 4.9.2
x86-64 gcc 4.9.3
x86-64 gcc 4.9.4
x86-64 gcc 5.1
x86-64 gcc 5.2
x86-64 gcc 5.3
x86-64 gcc 5.4
x86-64 gcc 5.5
x86-64 gcc 6.1
x86-64 gcc 6.2
x86-64 gcc 6.3
x86-64 gcc 6.4
x86-64 gcc 7.1
x86-64 gcc 7.2
x86-64 gcc 7.3
x86-64 gcc 7.4
x86-64 gcc 7.5
x86-64 gcc 8.1
x86-64 gcc 8.2
x86-64 gcc 8.3
x86-64 gcc 8.4
x86-64 gcc 8.5
x86-64 gcc 9.1
x86-64 gcc 9.2
x86-64 gcc 9.3
x86-64 gcc 9.4
x86-64 gcc 9.5
x86-64 icc 13.0.1
x86-64 icc 16.0.3
x86-64 icc 17.0.0
x86-64 icc 18.0.0
x86-64 icc 19.0.0
x86-64 icc 19.0.1
x86-64 icc 2021.1.2
x86-64 icc 2021.10.0
x86-64 icc 2021.2.0
x86-64 icc 2021.3.0
x86-64 icc 2021.4.0
x86-64 icc 2021.5.0
x86-64 icc 2021.6.0
x86-64 icc 2021.7.0
x86-64 icc 2021.7.1
x86-64 icc 2021.8.0
x86-64 icc 2021.9.0
x86-64 icx (latest)
x86-64 icx 2021.1.2
x86-64 icx 2021.2.0
x86-64 icx 2021.3.0
x86-64 icx 2021.4.0
x86-64 icx 2022.0.0
x86-64 icx 2022.1.0
x86-64 icx 2022.2.0
x86-64 icx 2022.2.1
x86-64 icx 2023.0.0
x86-64 icx 2023.1.0
x86-64 icx 2023.2.1
x86-64 icx 2024.0.0
zig c++ 0.10.0
zig c++ 0.11.0
zig c++ 0.12.0
zig c++ 0.6.0
zig c++ 0.7.0
zig c++ 0.7.1
zig c++ 0.8.0
zig c++ 0.9.0
zig c++ trunk
Options
Source code
/*------------------------------------------------------------- stm32g031k8.hpp - mcu specific include --------------------------------------------------------------*/ //#pragma once //uncomment #include <cstdint> using u8 = uint8_t; using i8 = int8_t; using u16 = uint16_t; using i16 = int16_t; using u32 = uint32_t; using i32 = int8_t; using u64 = uint64_t; using i64 = int64_t; #define SA static auto #define SCA static constexpr auto /*------------------------------------------------------------- MCU specific pin enums, in a namespace so both can keep out of global namespace and can use with 'using namespace' if want to use enums without having to specify PINS:: --------------------------------------------------------------*/ namespace PINS { enum PIN { PA0, PA1, PA2, PA3, PA4, PA5, PA6, PA7, PA8, PA9, PA10, PA11, PA12, PA13, PA14, PA15, PB0, PB1, PB2, PB3, PB4, PB5, PB6, PB7, PB8, PB9, PC6 = 38, PC14 = 46, PC15, SWDIO = PA13, SWCLK = PA14, //+ any alias names PA = PA0, PB = PB0, //port alias }; } /*-------------------------------------------------------------- gpio addresses --------------------------------------------------------------*/ struct GPIO_ADDR { enum { RCC_BASE = 0x40021000, BASE = 0x50000000, SPACING = 0x400 }; }; /*--- END stm32g031k8.hpp-------------------------------------*/ /*------------------------------------------------------------- Gpio.hpp - GpioPort, GpioPin --------------------------------------------------------------*/ //#pragma once //uncomment //#include "stm32g031k8.hpp" //normally indirectly included /*-------------------------------------------------------------- enum additions to the mcu specific PINS namespace --------------------------------------------------------------*/ namespace PINS { enum MODE { INPUT, OUTPUT, ALTERNATE, ANALOG }; enum OTYPE { PUSHPULL, ODRAIN }; enum PULL { NOPULL, PULLUP, PULLDOWN }; enum SPEED { VLOW, LOW, HIGH, VHIGH }; enum ALTFUNC { AF0, AF1, AF2, AF3, AF4, AF5, AF6, AF7 }; //template parameter so we can use on/off without thought //in either case (let class keep track of what is 'on') enum INVERT { HIGHISON, LOWISON }; }; /*============================================================= GpioPort class used for dealing with ports, not specific pins =============================================================*/ template<PINS::PIN Pin_> struct GpioPort : GPIO_ADDR { protected: SCA port_ { Pin_/16 }; //pin umber to port letter SCA baseAddr_ { BASE +SPACING*port_ }; //base address based on PIN value private: /*---------------------------------------------------------- gpio register layout - NORMAL port version ----------------------------------------------------------*/ struct RegPort { u32 MODER; u32 OTYPER; u32 OSPEEDR; u32 PUPDR; u32 IDR; u32 ODR; struct { u16 set; u16 reset; } BSRR; u32 LCKR; u64 AFR; u32 BRR; }; /*---------------------------------------------------------- RCC, Gpio specific registers becomes port specific via template ----------------------------------------------------------*/ struct RegRcc { u32 unused1_[9]; struct { u32 : port_; u32 IOPRSTB : 1; u32 : 32-1-port_; }; //0x24 u32 unused2_[3]; struct { u32 : port_; u32 IOPENB : 1; u32 : 32-1-port_; }; //0x34 u32 unused3_[3]; struct { u32 : port_; u32 IOPSMENB : 1; u32 : 32-1-port_; }; //0x44 }; protected: static inline volatile RegRcc& rcc { *(reinterpret_cast<RegRcc*>( RCC_BASE )) }; static inline volatile RegPort& reg { *(reinterpret_cast<RegPort*>( baseAddr_ )) }; //============ public: //============ SA portSleep (bool tf = true) { rcc.IOPSMENB = tf; } SA portReset (bool tf) { rcc.IOPRSTB = tf; } SA portReset () { portReset(true); portReset(false); } //2 clocks before can use after enable SA portEnable (bool tf = true) { rcc.IOPENB = tf; rcc.IOPENB; //read to kill 2 clocks } SA portLock (u16 v) { u32 vL = (1<<16) bitor v; reg.LCKR = vL; reg.LCKR = v; reg.LCKR = vL; return reg.LCKR == vL; } //add port access functions to gpio registers if want //to set multiple pins at once // SA high(u16 v) { gpio.BSRR.set = v; } // SA low(u16 v) { gpio.BSRR.reset = v; } }; /*============================================================= GpioPin class the Invert_ parameter lets us do on/off things without having to store the info (its stored in the GpioPin type) =============================================================*/ template<PINS::PIN Pin_, PINS::INVERT Invert_ = PINS::HIGHISON> struct GpioPin : GpioPort<Pin_> { private: SCA pin_ { Pin_ bitand 15 }; SCA pinmask_ { 1<<pin_ }; /*---------------------------------------------------------- gpio register layout - PIN SPECIFIC version gpio pin struct, with pin number as template, so each pin gets a pin specific register layout where its bit becomes the only accessible one in the register cannot use with BSSR or BRR since they need a bitmask ----------------------------------------------------------*/ struct RegGpio { struct { u32 : pin_*2; u32 MODEbit : 2; u32 : 32-2-pin_*2; }; struct { u32 : pin_; u32 OTYpin_Ebit : 1; u32 : 32-2-pin_; }; struct { u32 : pin_*2; u32 OSpin_EEDbit : 2; u32 : 32-2-pin_*2; }; struct { u32 : pin_*2; u32 PUPDbit : 2; u32 : 32-2-pin_*2; }; struct { u32 : pin_; u32 IDbit : 1; u32 : 32-2-pin_; }; struct { u32 : pin_; u32 ODbit : 1; u32 : 32-2-pin_; }; u32 BSRR; //using only lower 16bits (set) u32 LCKR; //32bit access only struct { u64 : pin_*4; u64 AFbit : 4; u64 : 64-4-pin_*4; }; u32 BRR; //clear pin, write only, use bitmask write }; using GpioPort<Pin_>::port_, GpioPort<Pin_>::portEnable, GpioPort<Pin_>::baseAddr_; //register access, no var storage static inline volatile RegGpio& reg { *(reinterpret_cast<RegGpio*>( baseAddr_ )) }; template<typename...Ts> SA init_ (PINS::MODE e, Ts...ts) { mode(e); init_(ts...); } template<typename...Ts> SA init_ (PINS::OTYPE e, Ts...ts) { outType(e); init_(ts...); } template<typename...Ts> SA init_ (PINS::PULL e, Ts...ts) { pull(e); init_(ts...); } template<typename...Ts> SA init_ (PINS::SPEED e, Ts...ts) { speed(e); init_(ts...); } template<typename...Ts> SA init_ (PINS::ALTFUNC e, Ts...ts) { altFunc(e); init_(ts...); } //terminate w/empty function SA init_ () {} //============ public: //============ //constructor, set properties template<typename T, typename...Ts> GpioPin (T t, Ts...ts) { init(t,ts...); } //no constructor wanted, call init when wanted GpioPin () {} //init pin template<typename T, typename...Ts> SA init (T t, Ts...ts) { off(); enable(); init_(t,ts...); } //properities SA mode (PINS::MODE e) { reg.MODEbit = e; } SA outType (PINS::OTYPE e) { reg.OTYPEbit = e; } SA pull (PINS::PULL e) { reg.PUPDbit = e; } SA speed (PINS::SPEED e) { reg.OSPEEDbit = e; } //will also set pin to alternate function, unless not wanted SA altFunc (PINS::ALTFUNC e, bool doit = true) { reg.AFbit = e; if( doit ) mode( PINS::ALTERNATE ); } //back to reset state SA deinit () { mode( PINS::ANALOG ); //first no i/o, then proceed outType( PINS::PUSHPULL ); altFunc( PINS::AF0 ); low(); if constexpr ( port_ == (PINS::SWCLK/16) and //if we are on the sw port (Pin_ == PINS::SWCLK or (Pin_ == PINS::SWDIO)) //and are a sw pin ) { //then we have a different reset state mode( PINS::ALTERNATE ); speed( Pin_ == PINS::SWDIO ? PINS::VHIGH : PINS::VLOW ); pull( Pin_ == PINS::SWDIO ? PINS::PULLUP : PINS::PULLDOWN ); } else { speed( PINS::VLOW ); pull( PINS::NOPULL ); } } //enable port clock SA enable () { portEnable(); } //get info for a GpioPin instance (if you only have the name, like a reverse lookup) SA port () { return port_; } SA pin () { return pin_; } SA pinmask () { return pinmask_; } //access SA on () { if constexpr ( Invert_ == PINS::LOWISON ) low(); else high(); } SA off () { if constexpr ( Invert_ == PINS::LOWISON ) high(); else low(); } SA on (bool tf) { if( tf ) on(); else off(); } SA isOn () { if constexpr ( Invert_ == PINS::LOWISON ) return isLow(); else return isHigh(); } SA isOff () { return not isOn(); } SA high () { reg.BSRR = pinmask_; } SA low () { reg.BRR = pinmask_; } SA outVal (bool b) { if(b) high(); else low(); } SA toggle () { outVal( not latVal() ); } SA pulseHL () { high(); low(); } SA pulseLH () { low(); high(); } SA pulse () { if( latVal() ) pulseLH(); else pulseHL(); } SA isHigh () { return pinVal(); } SA isLow () { return not isHigh(); } SA pinVal () { return reg.IDbit; } SA latVal () { return reg.ODbit; } }; /*--- END Gpio.hpp-------------------------------------------*/ /*------------------------------------------------------------- main.cpp --------------------------------------------------------------*/ //#include "Gpio.hpp" using namespace PINS; GpioPin<PC6> led{ OUTPUT }; int main(){ while( true ){ led.toggle(); //delay was here } } #if 0 //Boards class example /*------------------------------------------------------------- Boards.hpp --------------------------------------------------------------*/ // #pragma once // #include "stm32g031k8.hpp" // #include "Gpio.hpp" using namespace PINS; struct BoardNucleo32 { //assume constructor wanted, specify false if not wanted BoardNucleo32 (bool ini=true) { if(ini) init(); } SA init () -> void { led.init( OUTPUT ); } static GpioPin<PC6> led; }; /*--- END Boards.hpp------------------------------------------*/ /*------------------------------------------------------------- main.cpp --------------------------------------------------------------*/ //#include "Boards.hpp" BoardNucleo32 board{false}; //no constructor init wanted, init manually //BoardNucleo32 board; //or let constructor init board in startup code int main(){ board.init(); //if manual init wanted while( true ){ board.led.toggle(); //delay was here } } #endif //Boards class example #if 0 //startup code /*--------------------------------------------------------- startup.cpp ---------------------------------------------------------*/ #include <cstdint> using u32 = uint32_t; #define SA static auto /*--------------------------------------------------------- linker script provided symbols ---------------------------------------------------------*/ extern u32 _topStack; //stack pointer init value extern u32 _initData; //flash stored init data extern u32 _startRamVect; //needs to be mod 0x100 extern u32 _startData; //start of .data extern u32 _endData; extern u32 _startBss; //start of .bss extern u32 _endBss; extern void(*_preInitArrayStart[])(); //c++ ctors to run extern void(*_preInitArrayEnd[])(); extern void(*_initArrayStart[])(); extern void(*_initArrayEnd[])(); /*--------------------------------------------------------- function declarations ---------------------------------------------------------*/ extern int main(); SA resetFunc() -> void; /*--------------------------------------------------------- constants, types, SCB vector register ---------------------------------------------------------*/ static volatile u32& vtor { *(reinterpret_cast<u32*>(0xE000ED08)) }; using resetVect01T = struct { u32* V0; void(*V1)(); }; /*--------------------------------------------------------- reset vector block - 2 words in this case stack value and reset handler address (ram will be used instead, so only need these 2) (this section is KEEP in linker script, so 'used' not really needed) ---------------------------------------------------------*/ [[ using gnu : section(".reset"), used ]] resetVect01T resetVect01{&_topStack, resetFunc}; /*--------------------------------------------------------- functions ---------------------------------------------------------*/ SA initArrays () { u32 n = _preInitArrayEnd - _preInitArrayStart; for ( u32 i = 0; i < n; i++ ) _preInitArrayStart[i](); n = _initArrayEnd - _initArrayStart; for ( u32 i = 0; i < n; i++ ) _initArrayStart[i](); } //unhandled interrupt (or return from main) //do something here to debug, //or recover when no longer debugging, [[ using gnu : used, noreturn ]] SA infinity () { while(true); } SA setmem (u32* start, u32* end, u32 val) { while( start < end ) *start++ = val; } SA cpymem (u32* vals, u32* start, u32* end) { while( start < end ) *start++ = *vals++; } [[ using gnu : used, noreturn ]] SA resetFunc () -> void { //set all ram vectors to default (to infinity) setmem(&_startRamVect, &_startData, (u32)infinity); //vectors to ram address vtor = (u32)&_startRamVect; //init data cpymem(&_initData, &_startData, &_endData); //clear bss setmem(&_startBss, &_endBss, 0); //c++ constructors initArrays(); //done main(); //should not get here infinity(); } #endif /* pin/port examples GpioPin<PA1, LOWISON> pa1{ OUTPUT }; GpioPin<PA1> pa1; //no constructor, no port enable, run init manually pa1.off(); pa1.on(); pa1.enable(); pa1.portReset(); pa1.portSleep(); pa1.altFunc( AF0 ); pa1.speed( VHIGH ); pa1.outType( PUSHPULL ); pa1.outVal( pa1.latVal() ); bool bp = pa1.pinVal(); pa1.high(); pa1.low(); pa1.toggle(); pa1.pulse(); direct use (can do since all functions static) GpioPin<PA1>::enable(); GpioPin<PA1>::mode( OUTPUT ); GpioPin<SWCLK>::deinit(); GpioPin<SWDIO>::deinit(); lock pins 1,2 and 15 on PortB GpioPin<PB> sw1; bool rv = GpioPort<PB>::portLock( sw1.pinmask() bitor GpioPin<PB2>::pinmask() bitor GpioPin<PB15>::pinmask() ); */
Become a Patron
Sponsor on GitHub
Donate via PayPal
Source on GitHub
Mailing list
Installed libraries
Wiki
Report an issue
How it works
Contact the author
CE on Mastodon
About the author
Statistics
Changelog
Version tree